kernel: RTC + tsadc ported (open-source, from vendor source); npu/rga plans
RTC: ported the vendor rockchip,rv1106-rtc driver (rtc-rockchip.c) to 6.18 — one API delta (rtc_register_device -> devm_rtc_register_device). Verified on warden-c8a3: /dev/rtc0 registers and reads. tsadc thermal: ported the rv1106 data + rk_tsadcv9_initialize + the TSADCV9/VOGRF macros + code table from the vendor; adapted .chn_id[SENSOR_CPU] -> .chn_offset for 6.18. Verified: thermal_zone0 "soc-thermal" reads 39.8 C. i2s-tdm: rv1126 fallback compatible added (DAI builds; sound card needs the acodec port next). saradc still -22 (clk-rv1106 SARADC divider — deferred). Includes the NPU + RGA open-source port plans (research): rknpu kernel driver is a small port (RV1106 config already in the vendor driver; 4 dead-code headers need compat stubs) but no open userspace exists for this NPU gen; RGA = port the vendor char-dev rga3 driver (WardenOS's librga uses /dev/rga, not V4L2), + a cma pool + hrtimer_setup. All ports are open source (vendor C source / mainline siblings). Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_017wB8KB3MMQztRDXCMCkPrf
This commit is contained in:
BFE Engineering
co-authored by
Claude Opus 4.8
Claude Opus 4.8
parent
13ab5c7303
commit
749f73568a
@@ -0,0 +1,40 @@
|
||||
/* rv1106 tsadc (TSADCV9 + VOGRF) register defs, ported from vendor */
|
||||
#define TSADCV9_Q_MAX 0x210
|
||||
#define TSADCV9_FLOW_CON 0x218
|
||||
#define TSADCV9_AUTO_SRC (0x10001 << 0)
|
||||
#define TSADCV9_PD_MODE (0x10001 << 4)
|
||||
#define TSADCV9_Q_MAX_VAL (0xffff0400 << 0)
|
||||
#define RV1106_VOGRF_TSADC_CON 0x6000C
|
||||
#define RV1106_VOGRF_TSADC_TSEN (0x10001 << 8)
|
||||
#define RV1106_VOGRF_TSADC_ANA (0xff0007 << 0)
|
||||
|
||||
|
||||
/**
|
||||
* struct tsadc_table - code to temperature conversion table
|
||||
* @code: the value of adc channel
|
||||
* @temp: the temperature
|
||||
* Note:
|
||||
* code to temperature mapping of the temperature sensor is a piece wise linear
|
||||
* curve.Any temperature, code faling between to 2 give temperatures can be
|
||||
* linearly interpolated.
|
||||
* Code to Temperature mapping should be updated based on manufacturer results.
|
||||
*/
|
||||
struct tsadc_table {
|
||||
u32 code;
|
||||
int temp;
|
||||
};
|
||||
|
||||
static const struct tsadc_table rv1108_table[] = {
|
||||
{0, -40000},
|
||||
{374, -40000},
|
||||
{382, -35000},
|
||||
{389, -30000},
|
||||
{397, -25000},
|
||||
{405, -20000},
|
||||
{413, -15000},
|
||||
{421, -10000},
|
||||
{429, -5000},
|
||||
{436, 0},
|
||||
{444, 5000},
|
||||
{452, 10000},
|
||||
{460, 15000},
|
||||
@@ -0,0 +1,62 @@
|
||||
/* --- rv1106 tsadc port (from vendor) --- */
|
||||
static const struct tsadc_table rv1106_code_table[] = {
|
||||
{0, MIN_TEMP},
|
||||
{363, MIN_TEMP},
|
||||
{396, -40000},
|
||||
{504, 25000},
|
||||
{605, 85000},
|
||||
{673, 125000},
|
||||
{758, MAX_TEMP},
|
||||
{TSADCV2_DATA_MASK, MAX_TEMP},
|
||||
};
|
||||
|
||||
static void rk_tsadcv9_initialize(struct regmap *grf, void __iomem *regs,
|
||||
enum tshut_polarity tshut_polarity)
|
||||
{
|
||||
regmap_write(grf, RV1106_VOGRF_TSADC_CON, RV1106_VOGRF_TSADC_TSEN);
|
||||
udelay(10);
|
||||
regmap_write(grf, RV1106_VOGRF_TSADC_CON, RV1106_VOGRF_TSADC_ANA);
|
||||
udelay(100);
|
||||
|
||||
writel_relaxed(TSADCV2_AUTO_PERIOD_TIME, regs + TSADCV3_AUTO_PERIOD);
|
||||
writel_relaxed(TSADCV2_AUTO_PERIOD_TIME,
|
||||
regs + TSADCV3_AUTO_PERIOD_HT);
|
||||
writel_relaxed(TSADCV2_HIGHT_INT_DEBOUNCE_COUNT,
|
||||
regs + TSADCV3_HIGHT_INT_DEBOUNCE);
|
||||
writel_relaxed(TSADCV2_HIGHT_TSHUT_DEBOUNCE_COUNT,
|
||||
regs + TSADCV3_HIGHT_TSHUT_DEBOUNCE);
|
||||
writel_relaxed(TSADCV9_AUTO_SRC, regs + TSADCV2_INT_PD);
|
||||
writel_relaxed(TSADCV9_PD_MODE, regs + TSADCV9_FLOW_CON);
|
||||
writel_relaxed(TSADCV9_Q_MAX_VAL, regs + TSADCV9_Q_MAX);
|
||||
if (tshut_polarity == TSHUT_HIGH_ACTIVE)
|
||||
writel_relaxed(TSADCV2_AUTO_TSHUT_POLARITY_HIGH |
|
||||
TSADCV2_AUTO_TSHUT_POLARITY_MASK,
|
||||
regs + TSADCV2_AUTO_CON);
|
||||
else
|
||||
writel_relaxed(TSADCV2_AUTO_TSHUT_POLARITY_MASK,
|
||||
regs + TSADCV2_AUTO_CON);
|
||||
writel_relaxed(TSADCV3_AUTO_Q_SEL_EN | (TSADCV3_AUTO_Q_SEL_EN << 16),
|
||||
regs + TSADCV2_AUTO_CON);
|
||||
}
|
||||
|
||||
static const struct rockchip_tsadc_chip rv1106_tsadc_data = {
|
||||
/* top, big_core0, big_core1, little_core, center, gpu, npu */
|
||||
.chn_id[SENSOR_CPU] = 0, /* cpu sensor is channel 0 */
|
||||
.chn_num = 1, /* seven channels for tsadc */
|
||||
.tshut_mode = TSHUT_MODE_CRU, /* default TSHUT via CRU */
|
||||
.tshut_polarity = TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */
|
||||
.tshut_temp = 95000,
|
||||
.initialize = rk_tsadcv9_initialize,
|
||||
.irq_ack = rk_tsadcv4_irq_ack,
|
||||
.control = rk_tsadcv4_control,
|
||||
.get_temp = rk_tsadcv4_get_temp,
|
||||
.set_alarm_temp = rk_tsadcv3_alarm_temp,
|
||||
.set_tshut_temp = rk_tsadcv3_tshut_temp,
|
||||
.set_tshut_mode = rk_tsadcv4_tshut_mode,
|
||||
.table = {
|
||||
.id = rv1106_code_table,
|
||||
.length = ARRAY_SIZE(rv1106_code_table),
|
||||
.data_mask = TSADCV2_DATA_MASK,
|
||||
.mode = ADC_INCREMENT,
|
||||
},
|
||||
};
|
||||
@@ -0,0 +1,9 @@
|
||||
/* rv1106 tsadc (TSADCV9 + VOGRF) register defs, ported from vendor */
|
||||
#define TSADCV9_Q_MAX 0x210
|
||||
#define TSADCV9_FLOW_CON 0x218
|
||||
#define TSADCV9_AUTO_SRC (0x10001 << 0)
|
||||
#define TSADCV9_PD_MODE (0x10001 << 4)
|
||||
#define TSADCV9_Q_MAX_VAL (0xffff0400 << 0)
|
||||
#define RV1106_VOGRF_TSADC_CON 0x6000C
|
||||
#define RV1106_VOGRF_TSADC_TSEN (0x10001 << 8)
|
||||
#define RV1106_VOGRF_TSADC_ANA (0xff0007 << 0)
|
||||
Reference in New Issue
Block a user